Abstract-This paper presents a novel transmitter structure serving as a bridge between high-speed serial data and low power ultra wideband (UWB) communication. A current mode logic (CML) based finite impulse response (FIR) structure is used to spectrally shape the data at the rate of 10 Gb/s with 5.36pJ energy/bit consumption in CMOS 90nm technology. Stacked inductors are used for wireless chip-to-chip transmission.
INTRODUCTION
Ultra wideband technology is one of today's fastest emerging technologies. The ease and flexibility that wireless communication offers has led to an increasing demand in its use in lower power and high bandwidth applications, and has made UWB a focus of interest and research. According to FCC [1] any wireless signal that covers the bandwidth of 500 MHZ or 20 % fractional bandwidth is considered ultra wideband signal. Initially, UWB was limited for military surveillance only but now almost 7.5 GHz of bandwidth from 3.1-10.6 GHz is available for unlicensed commercial use with a strict power emission limit of -41dBm/MHz over short range data exchange.
Collective work has been reported utilizing both single band and multi-band ultra wideband communication system. Single band UWB systems, also commonly known as Impulse Radio (IR) are usually employed for low power application areas. Pulse generators capable of generating short pulses of sub-nanosecond duration are usually the key component of such systems. Reference [2] presents an UWB IR transmitter consisting of a radio frequency (RF) clock generator and a pulse generator. The pulses obtained are mono-Gaussian and a bandpass filter is employed to shape them. The receiver is based on a non-coherent, energy-based approach. The total power consumption of the transmitter and receiver is 20.48mW and 130mW respectively. The limitation of the above circuit is the complex transmitter circuitry and use of non-coherent receiver which results in noise also being amplified at the receiving end, also the power consumed by the receiver is significantly higher than other reported structures making it unsuitable to be used for low power applications. The reported data rate is 4 Mb/s and the layout area for the transmitter is 0.16mm 2 . Another approach for low data rate, low power application is the use of TAG transceivers as suggested in [3] . TAG transceivers usually have very low data rate from 10-100 kbps and as a result consume ultra low power. The reported transmitter in [3] consumes only 1mW at a data rate of 1 Mb/s. The reported layout area is also only 0.04mm 2 . Reference [4] utilizes the multiband approach by employing OFDM based UWB communication approach. The shortcoming of the OFDM transmitters and receivers is their complex structure, which results in high power dissipation and large layout area. The reported transmitter structure consumes 105mW at the data rate of 480 Mb/s. Signal processing in the analog domain at the receiver end is another widely adopted approach as reported in [5] . The reported data rate is 50 Mb/s with a power consumption of 41.4mW and layout area of 1.085 mm x 0.79 mm. This paper introduces a novel concept of transmitting NRZ serial data bit stream for UWB communication in half scale bandwidth (i.e. from 1.55GHz -5 GHz). A FIR filter is used for spectrally shaping the serial data stream according to FCC specifications, once that was accomplished high speed wireless chip-to-chip data exchange feasibility was conducted through inductive coupling. Section II introduces the bandpass FIR filter. The chip-to-chip transmission channel modeling and receiver structure is presented in Section III. The simulation results obtained through MATLAB and CADENCE Spectre simulation environment verifying the functionality of circuit is provided in Section IV and finally Section V concludes the paper. Fig. 1 shows the block diagram of the proposed UWB transceiver structure, including a PRBS generator, FIR filter, wireless channel consisting of stacked inductors on a flip-chip, receiver buffers and a clock and data recovery module.
II. TRANSMITTER ARCHITECTURE FOR SERIAL DATA COMMUNICATION ACCORDING TO UWB SPECIFICATION
978-1-4244-2873-1/08/$25.00 ©2008 IEEEFIR filter consisting of 20-taps is implemented in CML structure as suggested in [6] . The filtering is established by sequentially convolving the input data stream by the shifted, scaled impulse response of the filter. The shift register consisting of a series of Dflip flop produces the required delay for each data bit. The D-flip flops are based on CML structure and are arranged in master slave configuration as shown in fig. 2 (A) . To determine the polarity of the differential input that has to be applied on the driver stage, it is essential to employ an XOR circuit with one input held high or low according to the polarity of corresponding coefficient. Fig 2  (b) shows the XOR circuit used for sign control. The resultant data bits appearing at the output of XOR circuit are applied to the input of the driver block. The driver block performs the multiplication and summation operation for filtering. Each stage has a specific tail current according to the weight of that tap coefficient. When the input data bit is high, the corresponding tap current flows through that stage and gets added at the summation node. Since the inputs are complement of each other, the second transistor stays in the cut-off mode at that time. The simplified driver structure consisting of 3 taps is shown in fig. 3 . In the implementation custom transistor level circuits were used. Speed constraining factors were identified (data and clock edge slope, capacitive load, minimization of circuit complexity) and addressed. An optimum (small) power consumption resulted. Fig. 4 displays the inductors in stacked configuration that are use to create the wireless channel for chip-to-chip data transfer. The specifications are obtained through ASITIC in which the inductors are designed and extracted. The inductors are perfectly aligned with each other (over a double passivation oxide thickness) since it is essential for optimum data transmission. The thickness of inductors is 12μm with inner spacing of 50μm with each inductor having 3nH inductance. The coupling coefficient was found to be 0.95.
III. UWB CHANNEL MODELING AND RECEIVER STRUCTURE
At the receiver end, the received signal is passed through a series of CML buffers and data sequence is obtained by employing an ideal behavior CDR.
IV. SIMULATION RESULTS AND DISCUSSIONS
As explained in the last section, the transmitter consists of an FIR bandpass filter and flip-chip inductors for high speed wireless data transfer. The design and simulations were performed with MATLAB and CADENCE Spectre simulation environment using 90nm CMOS process. The UWB channel was scaled down by half for a power efficient solution. MATLAB was used to determine the optimized filter coefficients. The impulse response of the filter is shown in fig. 5 (A) and fig. 5 (B) shows the frequency domain transfer function. The obtained filter parameters were then used to develop a transistor level CMOS circuit in Cadence Design Environment (CDE). The filter structure consists of a delay block, polarity control block and driver circuit. A pseudorandom bit sequence generator (PRBS) produces a random 16-bit pattern at the rate of 10 Gb/s. This data stream passes through the shift register, which provides the required delay. At each clock cycle, the data is shifted to the input of next D-flip flop and also becomes available at the input of XOR gates that are used for polarity control. The differential data signal generated at the output of XOR gates is then applied to the input of driver circuit where it is scaled according to the FIR filter coefficients. The sum of these scaled and shifted impulse responses generates the output signal, which is transferred through inductive coupling.
The signal on the receiver side has a very small swing and cannot be used directly for transmitted bit sequence recovery, hence it is passed through a series of buffers and then applied to an ideal behavior clock and data recovery (CDR) circuit. Fig. 6 shows the comparison between transmitted and received signals and recovered bit sequences. There is only a small attenuation between the transmitted and received data signals. Coding of transmitted data or receiver equalization could be used to address this. Fig. 7 shows the power spectral density (PSD) of the filter in frequency domain. Although, the selected reported example does not result in any air transmission, an inductor could be replaced with (matched) aerial antenna. Table I lists all the specifications of the designed circuits. The total power consumption of the transmitter was found to be 53.6 mW. A comparison with the other reported work could be found in Table II. V. CONCLUSIONS Wireless filtered NRZ serial data transmission at a data rate of 10 Gb/s with lowest energy per bit as compared to other reported work compliant with FCC UWB indoor communication spectral mask is achieved. The reported circuit uses the half-scaled ultra wideband channel (1.5-5 GHz. The transmitter has been designed in 90nm CMOS technology. The layout area is 0.1mm x 0.13mm with the power dissipation of 53.6mW and 5.36pJ/bit energy consumption Flip-chip inductor occupies a layout area of 0.218mm
Simulation results were presented which verify the functionality of the designed circuit at the data rate of 10Gb/s.
To the best of our knowledge, this is the first reported work, which presents the wireless transmission of NRZ serial data stream at such high data rate and low transmission power targeting UWB channel. 
